Vivido project for parallella

Using Zynq Programmable Logic and Xilinx tools to create custom board configurations

Vivido project for parallella

Postby jimmystone » Fri Aug 12, 2016 9:26 am

Hi, All
I find there is only one vivado project for parallella in
https://www.parallella.org/2015/03/23/new-parallella-elink-fpga-design-project-now-available-in-vivado/

However, most design of this project is make with IPs, and cannot be changed by its verilog code.
And I notice the source code of elink is move to
https://github.com/parallella/oh
Is there any vivado project works with these oh source code?
Or I need build one on my own?

Thanks.
jimmystone
 
Posts: 48
Joined: Tue Sep 24, 2013 12:09 pm

Re: Vivido project for parallella

Postby peteasa » Fri Aug 12, 2016 5:49 pm

oh is the one! If you follow the build instructions then it will create a vivado project and an fpga with the latest elink.. good luck!

Peter
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm

Re: Vivido project for parallella

Postby jimmystone » Sat Aug 13, 2016 12:41 pm

peteasa wrote:oh is the one! If you follow the build instructions then it will create a vivado project and an fpga with the latest elink.. good luck!

Peter


Thanks, I am using oh with vivado 2016.2, now. But I found system_bd.tcl in oh/src/parallella/fpga is generate with 2015.2.
Do I need to install vivado 2015.2 for it? Or there is some way to upgrade it to 2016.2
Please help, Thanks.
jimmystone
 
Posts: 48
Joined: Tue Sep 24, 2013 12:09 pm

Re: Vivido project for parallella

Postby peteasa » Sun Aug 14, 2016 5:42 pm

I have found that xilinx modify the tcl interface quite a lot between versions. Worth a go to try the upgrade to 2016.2 but dont expect things to go smoothly. Easiest is to download 2015.2 plus the update. They will install ok so that you can use both at the same time, then build the oh fpga and stick with 2015.2. If you want to upgrade I am guessing that the easiest is to load the created project into 2016.2 and do the update that way. By update of the project you avoid the tcl issues. I would only update if you want a specific feature of 2016.2.

Peter.
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm

Re: Vivido project for parallella

Postby peteasa » Mon Aug 15, 2016 8:48 pm

@jimmystone: looks like the stable branch https://github.com/parallella/oh/tree/stable is the best bet. I created a working project from that just now.

Peter.
User avatar
peteasa
 
Posts: 117
Joined: Fri Nov 21, 2014 7:04 pm

Re: Vivido project for parallella

Postby jimmystone » Tue Aug 16, 2016 12:09 pm

peteasa wrote:@jimmystone: looks like the stable branch https://github.com/parallella/oh/tree/stable is the best bet. I created a working project from that just now.

Peter.


Thank you, Peter. I just upgrade to 2016.2 by hacking the version number 2015.2 to 2016.2 and it works fine and vivado generate a new system_bd.tcl for me.
jimmystone
 
Posts: 48
Joined: Tue Sep 24, 2013 12:09 pm


Return to FPGA Design

Who is online

Users browsing this forum: No registered users and 4 guests