Run Synthesis vivado

Using Zynq Programmable Logic and Xilinx tools to create custom board configurations

Run Synthesis vivado

Postby channoufisaber » Thu Apr 09, 2015 12:57 pm

Hello :D
I have many errors in synthesis with vivado 2014.3.1 :(Synthesis Failed)
I need help ...

[IP_Flow 19-993] Could not find IP file for IP 'elink_testbench_axi_traffic_controller_0_0'.
[IP_Flow 19-993] Could not find IP file for IP 'elink_testbench_axi_protocol_converter_0_0'.
[IP_Flow 19-993] Could not find IP file for IP 'elink_testbench_axi_protocol_converter_0_1'.
[IP_Flow 19-993] Could not find IP file for IP 'elink_testbench_axi_protocol_converter_0_2'.
[IP_Flow 19-993] Could not find IP file for IP 'elink_testbench_axi_traffic_controller_0_1'.
[IP_Flow 19-993] Could not find IP file for IP 'elink_testbench_axi_traffic_controller_1_0'.
channoufisaber
 
Posts: 2
Joined: Thu Apr 09, 2015 12:37 pm

Return to FPGA Design

Who is online

Users browsing this forum: No registered users and 15 guests

cron